Comp Post Archive from Usenet.com

www.Usenet.com

Group Index

__Thread Index__

Comp Thread Archive from Usenet.com

Re: Test
- __From__: Prabhat Gupta <11/24/2003>
]]CHECK IT OUT : CAD PROGRAMS[[
- __From__: David Williss <11/20/2003>
Re: goto statement is recommened in systemc?
- __From__: David Pursley <11/18/2003>
Re: goto statement is recommened in systemc?
- __From__: Marion McCoskey <11/14/2003>
Re: isn't exactly rocket science
- __From__: Ahmad Al Jazeera <11/13/2003>
Entry Level position in EDA Industry
- __From__: Vishal <11/13/2003>
EXPAND Dev 's news
- __From__: EXPAND Dev <11/13/2003>
Re: does anybody know how to use Nanosim with EDIF files?
- __From__: Erik Wanta <11/12/2003>
Re: does anybody know how to use Nanosim with EDIF files?
- __From__: Muthu <11/11/2003>
RC-004 warning in primetime while doing check_timing
- __From__: Claudia Schruhl <11/11/2003>
FREE INSTANT ON-LINE HEALTH PLAN QUOTES
- __From__: firstchoice <11/06/2003>
Re: Question about "set_multicycle_path"
- __From__: Ansgar Bambynek <10/29/2003>
prueba news
- __From__: alba <10/28/2003>
Question about "set_multicycle_path"
- __From__: George Fang <10/28/2003>
Re: does anybody know how to use Nanosim with EDIF files?
- __From__: B <10/28/2003>
Useful examles source code Verilog, VHDL, PLI, FLI, Tcl/Tk embedded interpreter (www.hightech-td.com)
- __From__: vladimir <10/24/2003>
Is it possible to define a preprocessor macro in Xilinx ISE
- __From__: Swarna B <10/17/2003>
WHO SAID THERE ARE NO JOBS
- __From__: Robert Sastry <10/16/2003>
goto statement is recommened in systemc?
- __From__: youngsun park <10/16/2003>
does anybody know how to use Nanosim with EDIF files?
- __From__: Nirmal <10/15/2003>
Re: Low cost ASIC tools
- __From__: Mike Stabenfeldt <10/13/2003>
XST Timing report
- __From__: Muthu <10/11/2003>
<SOFTWARE SHOPPING> FS: CAD/CAM/CAE PRODUCTS
- __From__: SOFTWARE SHOPPING <10/09/2003>
Release of SPARK Parallelizing High Level Synthesis tool
- __From__: S Gupta <10/07/2003>
AAA!MAKE 6,000$ FROM 6$ !!!!!NOT A SCAM!! PLEASE READ!!!!!!!!!!!!
- __From__: edmars <10/06/2003>
[[CHECK IT OUT : CAD PROGRAMS]]
- __From__: David <10/05/2003>
MENTOR_GRAPHICS_LEONARDO_SPECTRUM_V2003B, MODELSIM_SE_PLUS_V5.7F, NATIONAL_INSTRUMENTS_DIGITAL_WAVEFORM_EDITOR_V1.0, CST_DESIGN_STUDIO_V2.3, SYNOPSYS_FPGA_COMPILER_II_V3.8, SYNOPSYS_STAR-HSPICE_V2003.09, XILINX_CHIPSCOPE_PRO_V6.2i, XILINX_SYSTEM_GENERATOR_V3.1, - new !
- __From__: ¯`·...ø¤°`°¤TEL4 ¤°`°¤....·´¯ <10/02/2003>
HDL Hierarchy Manager 1.2.1 Announcement
- __From__: Alan <10/02/2003>
Limitations of Xilinx coregen or limitations with using Xilinx primitives in synthesis.
- __From__: Swarna B <10/01/2003>
CADENCE ORCAD UNISON SUITE PRO V10.0 - new !
- __From__: TEL4 [EMAIL PROTECTED], [EMAIL PROTECTED], [EMAIL PROTECTED] <10/01/2003>
Release of SPARK Parallelizing High Level Synthesis tool
- __From__: Gupta <09/30/2003>
HDL books for sale
- __From__: HDL Book Seller <09/29/2003>
Low cost ASIC tools
- __From__: Brendan Lynskey <09/26/2003>
MOD function synthesis
- __From__: praveen <09/23/2003>
Re: quick estimates of power and area for typical VLSI circuits
- __From__: Uncle Noah <09/20/2003>
FS: CAD/CAM/CAE SOFT. PRICE 40...95 USD FOR ITEM.
- __From__: Dusha Soft Group <09/19/2003>
<SOFTWARE SHOPPING> FS: CAD/CAM/CAE PRODUCTS
- __From__: SOFTWARE SHOPPING <09/16/2003>
Re: quick estimates of power and area for typical VLSI circuits
- __From__: Choudhary <09/15/2003>
Low Power synthesis using cadence PKS
- __From__: Arturi <09/15/2003>
>>CHECK IT OUT : CAD PROGRAMS<<
- __From__: David Wilis <09/15/2003>
Re: quick estimates of power and area for typical VLSI circuits
- __From__: Kelvin <09/13/2003>
Re: quick estimates of power and area for typical VLSI circuits
- __From__: Andrew Paule <09/12/2003>
Re: what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthesis simulation?
- __From__: Chi <09/12/2003>
quick estimates of power and area for typical VLSI circuits
- __From__: Choudhary <09/12/2003>
quick estimates of power and area for typical VLSI circuits
- __From__: Choudhary <09/12/2003>
Re: No Transmission Gate in Standard Cell Library
- __From__: B <09/10/2003>
cmsg cancel <3f5f2d5c@shknews01> no reply ignore
- __From__: remove . spam <09/10/2003>
<SOFTWARE SHOPPING> FS CAD/CAM/CAE PRODUCTS
- __From__: SOFTWARE SHOPPING <09/10/2003>
Re: No Transmission Gate in Standard Cell Library
- __From__: Muzaffer Kal <09/10/2003>
Re: No Transmission Gate in Standard Cell Library
- __From__: Hooman <09/09/2003>
please recommend books on low resource design(power, area, throughput tradeoff)?
- __From__: walala <09/07/2003>
SOS! newbie question about synthesizable VHDL : synthesis run successfully but post-synthesis failed...
- __From__: walala <09/07/2003>
SALE. CAD/CAM/CAE SOFT. PRICE 40...95 USD FOR ITEM.
- __From__: Dusha Soft Group <09/07/2003>
what are the possible reasons that successful pre-synthesis simulation + successful synthesis = failed post-synthesis simulation?
- __From__: walala <09/07/2003>
Systemc to Systemc converter
- __From__: Alex Chemeris <09/05/2003>
Ambit/PKS - Timing problem
- __From__: Henning Bahr <09/03/2003>
Re: can anybody tell me why nanosim simulation gives out ZERO current?
- __From__: B <09/03/2003>
lcb 500K and ndl format
- __From__: jean-eric . leroy <09/03/2003>
can anybody tell me why nanosim simulation gives out ZERO current?
- __From__: walala <08/31/2003>
AutoCad 2004 for sale on CD
- __From__: Liptonaia <08/27/2003>
Asynchronous load (Artisan lib)
- __From__: Przemyslaw Bazarnik <08/26/2003>
cmsg cancel <5eu2b.14080$y1.43658@news.uswest.net> no reply ignore
- __From__: remove . spam <08/26/2003>
--CHECK IT OUT : CAD PROGRAMS--
- __From__: Dave W. <08/24/2003>
cmsg cancel <kDQ1b.13529$HL3.48886@news.uswest.net> no reply ignore
- __From__: remove . spam <08/23/2003>
Re: name collisions
- __From__: Gupta <08/21/2003>
name collisions
- __From__: John Eaton <08/21/2003>

Please check out one of the premium Usenet Newsgroup Service Providers below for access to Usenet.